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We discuss the design flow for the large-scale photonic integrated circuits with variability analysis and the layout aware yield 
prediction. 
 
The application base for photonics is increasing with the growing complexity of photonic integrated circuits. From 
the different technology platforms used for integrated photonics, silicon-based material systems have two main 
advantages, i.e., use of already mature complementary metal oxide semiconductor (CMOS) infrastructure for 
fabrication, and the high index contrast between the silicon guiding layer and the surrounding oxide cladding, 
which enables the sub-micrometer waveguides for large integrated circuits with high integration densities. This 
integration density comes at the cost of the sensitivity to the fabrication variation. For example, a small variation 
in the waveguide core dimensions (linewidth, thickness) in a wavelength filter can lead to an unacceptable shift 
away from the desired wavelength. This degradation in performance propagates to the circuit level and the overall 
yield can drop drastically, ultimately increasing the cost of the final product. In integrated electronics, corner 
analysis is an essential part of the standardized design workflow to calculate the best and the worst-case scenarios 
for the expected fabrication variations. Even though corner analysis is not directly applicable for photonics, it is 
direly needed to incorporate the yield prediction into the design workflow. 
In this work, we present a workflow in which layout dependent yield prediction is incorporated into the design 
workflow of the large-scale photonic integrated circuits. This yield prediction technique consists of three steps as 
shown in the figure below. The low-level behavioral parameters (effective, group indices) and the geometrical 
parameters (linewidth, thickness) of the fabricated devices are accurately extracted from the wafer-level optical 
measurements. Also, the sensitivities of the model parameters to the fabrication parameters are calculated. Virtual 
wafer maps for linewidth and thickness variations are generated to find out the spatial variations. In the last step, 
Monte-Carlo simulations based on the generated wafer maps are performed to predict the yield. 
 
Fig. (a) The parameter extraction from optical measurements. Effective and group indices are extracted by fitting the measured spectra to the 
circuit simulations. The linewidth and the thickness of the straight waveguide are calculated from the extracted indices. (b) Spatial variation 
maps for linewidth and thickness are generated from the extracted values. (c) Layout-aware yield is predicted using the Monty-Carlo 
simulations based on the extracted wafer level maps for linewidth and thickness. 
 
